Benjamin Gerdemann
me Name
Benjamin Gerdemann
Position
Ph.D. Student
Department of Information Systems and Computer Engineering, Instituto Superiro Técnico
Lisbon, Portugal

Email
Email

Skype, AIM, Google Talk
gerdemb
MSN, Yahoo
bengerdemann

Biography

I attended Rice University in Houston, Texas, USA where I received a BS degree in Computer Engineering and a BA degree in Asian Studies (2000). I also spent one year studying Japanese language and culture at Kyushu University in Fukuoka, Japan. From 2001 until 2006 I worked at Advanced Micro Devices (AMD) in Austin, Texas as member of the Microprocessor Implementation team where I worked on designs for the Athlon, Opteron and next generation processors. I later became a member of the Design Verification team where I helped verify AMD's first four-core design "Barcelona." I'm currently a Ph.D. student in the Department of Information Systems and Computer Engineering at Instituto Superiro Técnico in Lisbon, Portugal where I am a member of the COBAYA (Closing the compilation gap between algorithms and coarse-grained reconfigurable array architectures) and ANCORA (Analysis and Compilation for Reconfigurable Architectures) groups. My advisors are João M. P. Cardoso and Pedro Diniz.

Research Interests

My research interests include reconfigurable computing and verification of multi-core processors using hardware emulation techniques.

[Proposal] Functional verification of multi-core processors by combining software simulation with custom configurable hardware emulation techniques

Publications and Reports

[Publication] Reconfiguring the future of computing, in Tecnológica Revista de IT do Ténico (to appear).

[Report] Accelerating functional verification of multi-core processors using a VLIW application-specific instruction-set processor (ASIP) for virtual simulation, to be presented as part of Tópicos Avançados (in progress).

Presentations

[Presentation] Accelerating Functional Verification of Microprocessors, ANCORA-I Workshop, December 6, 2007, Instituto Superior Técnico, Lisbon.

[Presentation] Accelerating Functional Verification ofMultiprocessors

Other Academic Work

Reviewed papers for IFIP VLSI SoC 2008 International Conference on Very Large Scale Integration, October 13-15, 2008, Rhodes Island, Greece.

Academic Courses

Memberships

I am a member of IEEE and the IEEE Computer Society.

I have a public profile at LinkedIn.

Personal Projects

I have written some code to implement the Modern Portfolio Theory (MPT) using real investment data.

Last updated September 2008